ABSTRACT: The High Luminosity Upgrade of the ATLAS Inner Tracker puts demanding requirements on the powering system of the silicon strip detector modules due to 10-fold increase of the channel count compared to the existing SemiConductor Tracker. Therefore, new solutions for the powering scheme must be elaborated. Currently two possible approaches, the serial powering and the parallel powering scheme using the DC-DC conversion technique, are under development. This paper describes two switched capacitor DC-DC converters designed in a 130 nm technology. For the optimized step-down converter, foreseen for the parallel powering scheme, power efficiency of 97% has been achieved, while for the charge pump, designed for the serial powering scheme, power efficiency of 85% has been achieved.
Powering schemes considered for the upgraded ATLAS Inner Tracker
An upgrade of the LHC luminosity will require granularity of the silicon strip detectors in the Inner Tracker to be increased by about one order of magnitude compared to the present SemiConductor Tracker. Thus, using the present power distribution scheme with each detector module powered via a separate set of cables is not feasible at all. Therefore, two alternative powering schemes are being developed: serial powering of several modules on a stave, and powering of supermodules from a high voltage source with DC-DC converters on the detector modules. In either scheme some power management circuitry on the front-end ASICs will be required. In particular, switched capacitor DC-DC converters are the critical building blocks, which have to be implemented in the same technology as used for the front-end electronics, i.e. 130 nm CMOS as currently assumed.
In a possible serial powering scheme the supply voltage for each module in the serial chain is regulated by a shunt regulator with output voltage of 0.9 V. This voltage is used directly for supplying the digital part of the ABCN chip [1] and a higher voltage needed for the analog circuitry is obtained through a switched capacitor step-up converter (charge pump) and a serial voltage regulator.
In order to make the DC-DC scheme efficient the conversion factor should be high, at least about 10. Therefore the conversion is foreseen to be accomplished in two stages: the first stage, with a conversion factor of about 5, based on a buck converter with an air coil, will be implemented at the module level, and the second stage, with a conversion factor of 2, based on a switched capacitor step-down converter, will be implemented in the front-end ASICs.
In this paper we report on the designs of the switched capacitor step-down and step-up converters implemented in a 130 nm CMOS process.
Switched capacitor DC-DC step-down converter
The design of the switched capacitor converter is driven by the power efficiency. Thus, one has to analyze carefully the power losses occurring in the switching MOSFETs including conduction losses, switching losses, and gate charge losses. In the process of design optimization one has to find a proper balance between the three mechanisms of power losses. For example, since it is very important to keep the output impedance of the converter as low as possible and thus minimize the conduction losses, the MOSFET switches have to be sufficiently large. However, increasing the dimensions of switches results in increase of the gate capacitance and thus in increase of the switching losses. Additionally, the switching losses are frequency dependent and the switching frequency is another factor to be considered [2] .
A simplified schematic of the switched capacitor step-down converter proposed for the DC-DC powering scheme and optimized for the output current of 60 mA is shown in figure 1 A practical circuit must include also four buffers, each one optimized for a given switching transistor, and a non-overlapping clock generator. Power losses in those circuits are not negligible and have to be taken into account as well in the overall power budget. A schematic diagram of the buffer is shown in figure 1(b). It consists of two separate inverter chains and a cross-coupled transistors M 1 and M 2 . This design allows us to prevent the conduction current in the last inverter (M 3 and M 4 ). Similar buffers were already used in the AMIS2 chip [4] . For the clock generator it is critical that the two complementary clocks are non-overlapping. In our design the two clock signals are separated by 3.5 ns, which has been found as an optimal value from the power efficiency point of view. The step-down converter is supplied with 1.9 V. For the nominal output current of 60 mA, the voltage at the output of the circuit is about 930 mV. This gives a power efficiency of 97%. A simulated transient response of the step-down converter is shown in the figure 2(a). The output voltage ripples are below 18 mV peak-to-peak. The presented results were obtained neglecting inductances of the bond wires. If a 1 nH inductance is included in the test bench one can observe fast voltage spikes of V p−p up to 150 mV peak-to-peak.
The power efficiency and the output voltage as a function of the output current is shown in figure 2(b) . For the given circuit parameters the power efficiency decreases with increasing output load current, but efficiency at a level of 97% can be reached also for higher output currents by proper design optimization. The output resistance extracted from the V OUT (I OUT ) curve is less than 0.5 Ω. The corner analysis performed for the design shows that in the worst case the output voltage will be not less than 918 mV and the power efficiency will be at least 96% for the nominal load current of 60 mA.
Switched capacitor DC-DC step-up converter
The step-up converter is based on the classical concept of a charge pump [5] . The concept can be implemented relatively easily in a CMOS technology and is employed for the generation of high voltage in battery powered devices. However typical required output currents in such circuits are very limited. In the serial powering scheme a charge pump with a low conversion factor of about 2, but a high output current, of a few tens of mA, should be implemented in the front-end ASIC.
A simplified schematic diagram of the developed voltage doubler is shown in figure 3 (a) [6] . The core of the circuit is built of two low-V t , cross coupled n-channel transistors (M 1 and M 2 , W/L 1/2 = 980 µm/0.15 µm) and four p-channel transistors (M 3 -M 6 ; W/L 3/4 = 2000 µm/0.24 µm, W/L 5/6 = 10 µm/0.24 µm) of IO type i.e. allowing biasing up to 2.5 V. Three external, low-ESR SMD capacitors, 470 nF each, are used as the pumping capacitances (C PUMP1/2 ) and the load capacitance (C LOAD ). These capacitors offer a good compromise between high capacitance value and relatively small package size (0603). Capacitors of higher values can be used in the future if they are available in small packages, like 0603. The capacitance C POL is equal to 1 pF and is small enough to be integrated on a chip.
A critical aspect of this design is the driving capability of large serial p-channel switches M 3 and M 4 . In the classic charge pump maximum voltage available for switching transistor M 3 and M 4 would be the same as the input voltage, i.e. 0.9 V in our design. This limited voltage would result in relatively high ON resistance of switches M 3 and M 4 , and consequently in large power losses. A significant improvement of this aspect of the circuit has been obtained by introducing level shifter circuits [7] . A schematic diagram of the level shifter is shown in figure 3(b) . Transistors M 1 through M 6 are 2.5 V transistors with a thick gate oxide. These transistors are potentially more sensitive to radiation effects, but they are required to cope with transient voltages across their gates exceedeing 1.6 V. The circuit requires two supply voltages, 0.9 V and 1.55 V, later one taken from the output.
The load of the converter was simulated by two components: a resistor and a current sink (drawing 20% and 80% of the output current respectively), which represents in a first approximation typical behavior of the analog front-end circuit. The nominal output current was specified to be The power efficiency and the output voltage as a function of the output current is shown in figure 4(b) . Similarly to the step-down converter discussed before, there is a well defined dependence between the power efficiency of the converter and the output current. This effect is due to conduction losses, which depend strongly on the load current. The circuit has been optimized for a nominal current of 30 mA, but it operates well also for higher load currents, though with a lower power efficiency and a lower output voltage due to relatively high output resistance. The output impedance can be calculated from the V OUT (I OUT ) curve of figure 4(b), and for this design is around 7 Ω. The corner analysis carried out for the switched capacitor step-up converter shows that in the worst case the lowest obtained power efficiency calculated for the nominal current (30 mA)
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is not less than 81% and the output voltage does not drop below 1.49 V.
Conclusions
The designs of two switched capacitor DC-DC converters, step-down and step-up, have been worked out in a 130 nm CMOS technology. Both designs have been optimized with respect to the power efficiency for the specific requirements driven by two possible schemes of powering detector modules in the ATLAS Upgrade Tracker. For the step-down converter a power efficiency of 97% has been obtained for an output current of 60 mA and an output voltage of 930 mV at switching frequency of 1 MHz. For the step-up converter a power efficiency of 85% has been achieved for an output current of 30 mA and an output voltage of 1.55 V at switching frequency of 500 kHz. The simulations including the inductances of the bond wire show that packaging of such circuit is very critical and packaging techniques like flip chip bonding, with small inductances should be considered for the future. The step-down converter occupies a silicon area of 0.12 mm 2 (580 × 200 µm 2 ) and the step-up converter occupies an area of 0.04 mm 2 (190 × 200 µm 2 ). In either case the area of the design is such that these blocks can be easily integrated on the front-end ASICs. The prototypes have been submitted for an MPW run.
